A Utilization Aware Robust Channel Access Mechanism for Wireless NoCs

Wireless Network-on-Chip (WNoC) has been proposed to overcome long-distance communication bottlenecks of wired NoCs. Token passing mechanism has generally been adapted to allocate the wireless channel among Wireless Interfaces (WIs). In this work, we propose a comparator based controller to provide a flexible and efficient channel allocation scheme. It utilizes a comparator attached to the antenna, along with modifications to header flit to perform channel allocation along with power gating WIs to save energy. Evaluation of proposed scheme on CPU/GPU system shows 53% reduction in token passes and 9% energy saving as compared to timer based approach.

[1]  David A. Wood,et al.  gem5-gpu: A Heterogeneous CPU-GPU Simulator , 2015, IEEE Computer Architecture Letters.

[2]  Chifeng Wang,et al.  A Wireless Network-on-Chip Design for Multicore Platforms , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[3]  Vincenzo Catania,et al.  An Efficient Radio Access Control Mechanism for Wireless Network-On-Chip Architectures , 2015 .

[4]  Sujay Deb,et al.  An energy efficient wireless Network-on-Chip using power-gated transceivers , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[5]  Sujay Deb,et al.  HyWin: Hybrid Wireless NoC with Sandboxed Sub-Networks for CPU/GPU Architectures , 2017, IEEE Transactions on Computers.

[6]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[7]  Salvatore Monteleone,et al.  Cycle-Accurate Network on Chip Simulation with Noxim , 2016, ACM Trans. Model. Comput. Simul..

[8]  Sujay Deb,et al.  Power efficient router architecture for wireless Network-on-Chip , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[9]  Kevin Skadron,et al.  Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).

[10]  Sujay Deb,et al.  Interference-Aware Wireless Network-on-Chip Architecture Using Directional Antennas , 2017, IEEE Transactions on Multi-Scale Computing Systems.

[11]  Amlan Ganguly,et al.  A robust medium access mechanism for millimeter-wave Wireless Network-on-Chip architecture , 2013, 2013 IEEE International SOC Conference.

[12]  Hongyi Wu,et al.  Dual-channel binary-countdown medium access control in wireless network-on-chip , 2007, Nano-Net.

[13]  David W. Matolak,et al.  iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture , 2011, 2011 IEEE 19th Annual Symposium on High Performance Interconnects.

[14]  Sujay Deb,et al.  Adaptive multi-voltage scaling in wireless NoC for high performance low power applications , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[15]  Partha Pratim Pande,et al.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects , 2013, IEEE Transactions on Computers.

[16]  Sujay Deb,et al.  Adaptive Multi-Voltage Scaling with Utilization Prediction for Energy-Efficient Wireless NoC , 2017, IEEE Transactions on Sustainable Computing.

[17]  Radu Marculescu,et al.  On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches , 2007, TODE.

[18]  Sujay Deb,et al.  Energy-efficient wireless network-on-chip architecture with log-periodic on-chip antennas , 2014, GLSVLSI '14.

[19]  Christof Teuscher,et al.  Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems , 2011, IEEE Transactions on Computers.