Implementation of reconfigurable time delay digital tanlock loop

In this paper, a first order TDTL system is designed, simulated and implemented on a reconfigurable FPGA system. Initially the loop was designed and simulated using Matlab/Simulink. Subsequently some novel modifications were introduced to the TDTL in order to allow an optimized reconfigurable implementation, which eases the design process and allows for dynamic parameter and design modifications. The reconfigurable TDTL was tested in real time conditions under the same operating conditions of the simulated loop. Comparison between the simulated and real time results indicate a high degree of correlation, making the loop attractive for various practical applications.

[1]  W.C. Lindsey,et al.  A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.

[2]  Chong Un,et al.  Performance Analysis of Digital Tanlock Loop , 1982, IEEE Trans. Commun..

[3]  Boualem Boashash,et al.  A time-delay digital tanlock loop , 1999, ISSPA '99. Proceedings of the Fifth International Symposium on Signal Processing and its Applications (IEEE Cat. No.99EX359).

[4]  Zahir M. Hussain.  Convergence behavior of the first-order time-delay digital tanlock loop , 2002, IEEE Communications Letters.

[5]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[6]  William F. Egan,et al.  Frequency synthesis by phase lock , 1981 .

[7]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[8]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[9]  Paul V. Brennan.  Phase-Locked Loops: Principles and Practice , 1996 .

[10]  Gerd Ascheid,et al.  Phase-, frequency-locked loops, and amplitude control , 1990 .