A 14-bit 80-kHz sigma-delta A/D converter: modeling, design and performance evaluation

The development is described of a sigma-delta A/D (analog-to-digital) converter. Included is a brief overview of sigma-delta conversion. The A/D converter achieves an 88.5-dB dynamic range and a maximum signal-to-noise ratio of 81.5 dB. The harmonic distortion is negligible. This level of performance is about 10 dB higher than previously reported results for oversampled A/D converters in this frequency range. The analog modulator uses a double-integration switched-capacitor architecture with an oversampling rate of 10.24 MHz. Transconductance amplifiers having a 160-MHz f/sub t/ were developed for the integrators. The circuit is implemented in a 1.75- mu m 5-V CMOS process. The analog circuitry occupies 2 mm/sup 2/ of silicon area and consumes 75 mW of power. Some of the difficult problems associated with evaluating the performance of sigma-delta converters are described. The design of a sigma-delta development and performance evaluation system is presented. This system includes a custom interface board linking the chip to a Sun workstation, and extensive digital signal processing and analysis software. >

[1]  Robert W. Adams,et al.  Design and Implementation of an Audio 18-Bit Analog-to-Digital Converter Using Oversampling Techniques , 1986 .

[2]  Bernhard E. Boser,et al.  Simulating and testing oversampled analog-to-digital converters , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  J. Candy,et al.  The Structure of Quantization Noise from Sigma-Delta Modulation , 1981 .

[4]  M. Copeland,et al.  A 13 bit ISDN-band oversampled ADC using two-stage third order noise shaping , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[5]  F. Harris.  On the use of windows for harmonic analysis with the discrete Fourier transform , 1978, Proceedings of the IEEE.

[6]  Robert M. Gray,et al.  Oversampled Sigma-Delta Modulation , 1987, IEEE Trans. Commun..

[7]  Hanafy Meleis,et al.  A novel architecture design for VLSI implementation of an FIR decimation filter , 1985, ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[8]  James C. Candy,et al.  A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[9]  James C. Candy,et al.  Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..

[10]  P. Gray,et al.  High-frequency CMOS switched-capacitor filters for communications application , 1983 .

[11]  B. Heise,et al.  A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate , 1986 .

[12]  J. H. Fischer.  Noise sources and calculation techniques for switched capacitor filters , 1982 .

[13]  P. Welch.  The use of fast Fourier transform for the estimation of power spectra: A method based on time averaging over short, modified periodograms , 1967 .