Design, tuning and testing of a flexible PLL for grid synchronization of three-phase power converters

This paper is discussing a flexible three-phase Phase Locked Loop (PLL) with added functionality for grid voltage synchronization in a wide range of operating conditions. The presented structure is based on enhancing the well known Synchronous Reference Frame (SRF) PLL. Functions that modify the behaviour of the loop in order to handle large frequency and grid voltage deviations are also added. The PLL-structure is applicable for many applications with different control systems and different hardware, but is presented for grid synchronization of voltage source converters, with parts of the control system implemented in a Field Programmable Gate Array (FPGA). A simple tuning procedure based on analytical criteria has been developed and the system is analyzed in the frequency domain to verify the stability and illustrate the influence of the added functionality. Results from time-domain simulations and laboratory experiments are presented and discussed to verify the behaviour of the proposed PLL structure.

[1]  E.J. Bueno,et al.  Response of the grid converters synchronization using p.u. magnitude in the control loop , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[2]  F. Profumo,et al.  Analysis and Comparison of Phase Locked Loop Techniques for Grid Utility Applications , 2007, 2007 Power Conversion Conference - Nagoya.

[3]  J. Pou,et al.  Grid synchronization method based on a quasi-ideal low-pass filter stage and a phase-locked loop , 2008, 2008 IEEE Power Electronics Specialists Conference.

[4]  D. Boroyevich,et al.  Decoupled Double Synchronous Reference Frame PLL for Power Converters Control , 2007, IEEE Transactions on Power Electronics.

[5]  S.-K. Chung,et al.  Phase-locked loop for grid-connected three-phase power conversion systems , 2000 .

[6]  J. Svensson,et al.  Tuning software phase-locked loop for series-connected converters , 2005, IEEE Transactions on Power Delivery.

[7]  M. Molinas,et al.  Tuning of control loops for grid connected voltage source converters , 2008, 2008 IEEE 2nd International Power and Energy Conference.

[8]  J. Doval-Gandoy,et al.  Robust phase locked loops optimized for DSP implementation in power quality applications , 2008, 2008 34th Annual Conference of IEEE Industrial Electronics.

[9]  Olve Mo,et al.  Fast current controllers using FPGAs , 2003 .

[10]  P.F. Seixas,et al.  A three-phase line-interactive UPS system implementation with series-parallel active power-line conditioning capabilities , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[11]  Sergio Augusto Oliveira da Silva,et al.  Connected Systems under Distorted Utility Conditions :. ml 2004 , 2004 .

[12]  V. Blasko,et al.  Operation of a phase locked loop system under distorted utility conditions , 1997 .

[13]  M. Liserre,et al.  Synchronization methods for three phase distributed power generation systems - An overview and evaluation , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[14]  Vinod John,et al.  A Method to Improve PLL Performance Under Abnormal Grid Conditions , 2007 .