High-Throughput VLSI Architectures for VLSI Signal Processing

The purpose of this work is to develop VLSI DSP architectures for CRC-32 generator polynomial equation to improve better throughput with less number of clock pulses. In this paper, IIR filter-based design method is proposed. Different levels of architectures are proposed to achieve the requirement. LFSR is used in developing VLSI DSP architectures. These architectures had been implemented in Xilinx tool.

[1]  Keshab K. Parhi,et al.  Efficient parallel VLSI architecture for linear feedback shift registers , 2010, 2010 IEEE Workshop On Signal Processing Systems.

[2]  Keshab K. Parhi,et al.  High-speed architectures for parallel long BCH encoders , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Sudheer Kumar Terlapu,et al.  Implementation of High-Throughput Digit-Serial Redundant Basis Multipliers over Finite Field , 2016 .

[4]  Jeff H. Derby,et al.  High-speed CRC computation using state-space transformations , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[5]  Keshab K. Parhi,et al.  High-Speed Parallel Architectures for Linear Feedback Shift Registers , 2011, IEEE Transactions on Signal Processing.

[6]  Keshab K. Parhi,et al.  A Pipelined FFT Architecture for Real-Valued Signals , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Giuseppe Patanè,et al.  Parallel CRC Realization , 2003, IEEE Trans. Computers.

[8]  Keshab K. Parhi,et al.  High-Throughput VLSI Architecture for FFT Computation , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Keshab K. Parhi,et al.  Architectures for Recursive Digital Filters Using Stochastic Computing , 2016, IEEE Transactions on Signal Processing.

[10]  Keshab K. Parhi,et al.  Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Rafi Ahamed Shaik,et al.  Low-Area and High-Throughput Architecture for an Adaptive Filter Using Distributed Arithmetic , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Keshab K. Parhi,et al.  High speed VLSI architecture for general linear feedback shift register (LFSR) structures , 2009, 2009 Conference Record of the Forty-Third Asilomar Conference on Signals, Systems and Computers.

[13]  Wei Wang,et al.  High performance table-based architecture for parallel CRC calculation , 2015, The 21st IEEE International Workshop on Local and Metropolitan Area Networks.

[14]  Keshab K. Parhi,et al.  Pipelined Parallel FFT Architectures via Folding Transformation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  In-Cheol Park,et al.  Efficient Parallel Architecture for Linear Feedback Shift Registers , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.