Deep-submicrometer MOS device fabrication using a photoresist-ashing technique
暂无分享,去创建一个
A.T. Wu | T.Y. Chan | T. Chan | C. Hu | P. Ko | J. Moon | M. Jeng | A. Wu | J. Chung | C. Hu | P.K. Ko | J. Chung | M. Jeng | J.E. Moon
[1] W. Fichtner,et al. High-speed low-power circuits fabricated using a submicron NMOS technology , 1985, IEEE Electron Device Letters.
[2] Henry I. Smith,et al. Sub‐100‐nm channel‐length transistors fabricated using x‐ray lithography , 1986 .
[3] W. Fichtner,et al. 0.15 µm Channel-length MOSFETs fabricated using e-beam lithography , 1982, 1982 International Electron Devices Meeting.
[4] B. Sheu,et al. A simple method to determine channel widths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.
[5] A.T. Wu,et al. The effects of weak gate-to-drain(source) overlap on MOSFET characteristics , 1986, 1986 International Electron Devices Meeting.
[6] B. Sheu,et al. A capacitance method to determine channel lengths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.