Low power adiabatic 4-Bit Johnson counter based on power-gating CPAL logic

This In this paper, a different power saving adiabatic 4-bit Johnson counter based on two-phase CPAL circuits with power gating method is proposed. The power dissipation of proposed adiabatic Johnson counter comes out to be 16.3µW, 10µW, 9.2µW, 5.6µW and 10.9µW for frequencies 5MHz, 10MHz, 20 MHz, 50 MHz and 100MHz respectively with a load capacitance of 10fF. Proposed design saves more power in comparison to CMOS logic in frequency range of 5MHz to 100 MHz. Further, the basic gates using two phase CPAL circuits have been designed and simulated. The designed circuits are simulated in Tanner ECAD tool with 90nm technology.

[1]  Jianping Hu,et al.  Power-Gating Adiabatic Flip-Flops and Sequential Logic Circuits , 2007, 2007 International Conference on Communications, Circuits and Systems.

[2]  Jianping Hu,et al.  Low voltage adiabatic flip-flops based on power-gating CPAL circuits , 2011 .

[3]  Jianping Hu,et al.  Low power dual transmission gate adiabatic logic circuits and design of SRAM , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[4]  Jianping Hu,et al.  A Lower-Power Register File Based on Complementary Pass-Transistor Adiabatic Logic , 2005, IEICE Trans. Inf. Syst..

[5]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[6]  Massoud Pedram,et al.  Leakage current reduction in CMOS VLSI circuits by input vector control , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Stephan Henzler,et al.  Power-Clock Gating in Adiabatic Logic Circuits , 2005, PATMOS.

[8]  Jianping Hu,et al.  Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[9]  Jianping Hu,et al.  Adiabatic Flip-Flops for Power-Down Applications , 2007, 2007 International Symposium on Integrated Circuits.

[10]  K. W. Ng,et al.  Low power flip-flop design based on PAL-2N structure , 2000 .

[11]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[12]  Jianping Hu,et al.  An energy-efficient power-gating adiabatic circuits using transmission gate switches , 2007, 2007 7th International Conference on ASIC.

[13]  Massoud Pedram,et al.  Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits , 2005, IEICE Trans. Electron..