A ROM-Less Direct Digital Frequency Synthesizer Based on Hybrid Polynomial Approximation

In this paper, a novel design approach for a phase to sinusoid amplitude converter (PSAC) has been investigated. Two segments have been used to approximate the first sine quadrant. A first linear segment is used to fit the region near the zero point, while a second fourth-order parabolic segment is used to approximate the rest of the sine curve. The phase sample, where the polynomial changed, was chosen in such a way as to achieve the maximum spurious free dynamic range (SFDR). The invented direct digital frequency synthesizer (DDFS) has been encoded in VHDL and post simulation was carried out. The synthesized architecture exhibits a promising result of 90 dBc SFDR. The targeted structure is expected to show advantages for perceptible reduction of hardware resources and power consumption as well as high clock speeds.

[1]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  William H. Press,et al.  Numerical Recipes in FORTRAN - The Art of Scientific Computing, 2nd Edition , 1987 .

[3]  William H. Press,et al.  Book-Review - Numerical Recipes in Pascal - the Art of Scientific Computing , 1989 .

[4]  Shiann Rong Kuang,et al.  Low-error configurable truncated multipliers for multiply-accumulate applications , 2006 .

[5]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[6]  K.I. Palomaki,et al.  Direct digital frequency synthesizer architecture based on Chebyshev approximation , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[7]  Xiaojin Li,et al.  A direct digital frequency synthesizer based on two segment fourth-order parabolic approximation , 2009, IEEE Transactions on Consumer Electronics.

[8]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[9]  Davide De Caro,et al.  Design of Fixed-Width Multipliers With Linear Compensation Function , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Amir M. Sodagar,et al.  A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation , 2001 .

[11]  Davide De Caro,et al.  High-performance direct digital frequency synthesizers using piecewise-polynomial approximation , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  B.E. Wells,et al.  A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation , 2004, Thirty-Sixth Southeastern Symposium on System Theory, 2004. Proceedings of the.

[13]  Dan Mansur.  A New 40-nm FPGA and ASIC Common Platform , 2009, IEEE Micro.

[14]  M. Rehan,et al.  Compressed ROM High Speed Direct Digital Frequency Synthesizer Architecture , 2005, 2005 International Conference on Microelectronics.

[15]  Mohammad Tariqul Islam,et al.  FPGA-Based Implementation of a New Phase-to-Sine Amplitude Conversion Architecture , 2013 .

[16]  Xiaodong Liu,et al.  Direct digital frequency synthesizer based on curve approximation , 2008, 2008 IEEE International Conference on Industrial Technology.

[17]  Mohammad Tariqul Islam,et al.  A New Approach to the Design of Low-Complexity Direct Digital Frequency Synthesizer , 2013 .

[18]  Yawgeng A. Chau,et al.  A direct digital frequency synthesizer based on a new form of polynomial approximations , 2010, IEEE Transactions on Consumer Electronics.

[19]  Venceslav F. Kroupa.  A Digital Frequency Synthesizer , 1999 .

[20]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .