Influences of source pick-up and well engineering on the ESD robustness of LV process nMOSTs

Usually a MOST of I/O cells in integrated circuits will be in the form of multi-finger type. However, the non-uniform turned-on phenomenon in an MOST is deeply affecting the ESD reliability robustness. Here, the impacts of pick-up stripe variation and a pWell structure adding are investigated in this paper. ESD performance of these nMOSTs fabricated by a 0.35μm CMOS process is evaluated in this work. Nevertheless, it is desirous to improve the ESD capability of ESD elements. After a systematic analysis, it is found that no matter what kind of channel length of nMOSTs, the P+ pick-up structure of source side and p-well structure in the 0.35μm LV process are poor contributors to It2 robustness of elements, i.e., the substrate pick-up/ p-well structures will obviously lower the It2 level. Therefore, the source end should avoid adding any P+ pick-up stripe and any p-well structure in the 0.35μm process.

[1]  Jian-Hsing Lee,et al.  The study of sensitive circuit and layout for CDM improvement , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[2]  Ming-Dou Ker,et al.  Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices , 2006, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[3]  Ming-Dou Ker,et al.  Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-/spl mu/m salicided CMOS process , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[4]  Ming-Dou Ker,et al.  A Latchup-Immune and Robust SCR Device for ESD Protection in 0.25-μm 5-V CMOS Process , 2013, IEEE Electron Device Letters.

[5]  Ming-Dou Ker,et al.  Self-Substrate-Triggered Technique to Enhance Turn-On Uniformity of Multi-Finger ESD Protection Devices , 2006, IEEE Journal of Solid-State Circuits.

[6]  Hui Zhao,et al.  Programmable On-Chip ESD Protection Using Nanocrystal Dots Mechanism and Structures , 2012, IEEE Transactions on Nanotechnology.

[7]  Shen-Li Chen,et al.  An investigation of single- and multi-finger nMOSFETs for the output pin ESD protection in integrated circuits , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[8]  Huey-Liang Hwang,et al.  An analytical model of positive HBM ESD current distribution and the modified multi-finger protection structure , 1999, Proceedings of the 1999 7th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.99TH8394).

[9]  Yang Wang,et al.  Investigation of pickup effect for multi-fingered ESD devices in 0.5 μm 5V/ 18V CDMOS process , 2012 .

[10]  Chun-Yu Lin,et al.  Impact of layout pickups to ESD robustness of MOS transistors in sub 100-nm CMOS process , 2010, 2010 International Symposium on Next Generation Electronics.

[11]  Yintang Yang,et al.  A novel ESD protection circuit applied in high-speed CMOS IC , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[12]  Ke-Horng Chen,et al.  Semiself-Protection Scheme for Gigahertz High-Frequency Output ESD Protection , 2011, IEEE Transactions on Electron Devices.