On High-Quality , Low Energy BIST Preparation at RT-Level

The purpose of this paper is to discuss how a recently proposed RT (Register Transfer) Level test preparation methodology can be reused to drive innovative LowEnergy (LE) / Low-Power (LP) BIST solutions for digital SOC (System on a Chip) embedded cores. RTL test generation is carried out through the definition of a reduced set of masks, forcing few "care" bits, and leading to a high correlation between multiple detection of RTL faults and single detection of likely physical defects. LE/LP BIST sessions are defined as short test sequences leading to high values of RT-level IFMB metrics and low-level Defects Coverage (DC). The Weighted Switching Activity (WSA) of the BIST sessions, with and without mask forcing, is computed. It is shown that, by forcing vectors with the RTL masks, short BIST sessions, with low energy and with a comparable (or smaller) average power consumption, as compared to pseudo-random test, are derived. The usefulness of the methodology is ascertained using the VeriDOS simulation environment and modules of the CMUDSP and TORCH ITC'99 benchmark circuits.

[1]  J. P. Teixeira,et al.  RTL Guided Random-Pattern-Resistant Fault Detection and Low Energy BIST , 2001 .

[2]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  João Paulo Teixeira,et al.  RTL-Based Functional Test Generation for High Defects Coverage in Digital Systems , 2001, J. Electron. Test..

[4]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[5]  Hans-Joachim Wunderlich,et al.  PROTEST: A Tool for Probabilistic Testability Analysis , 1985, 22nd ACM/IEEE Design Automation Conference.

[6]  Nicola Nicolici,et al.  Power Minimisation Techniques for Testing Low Power VLSI Circuits , 2000 .

[7]  João Paulo Teixeira,et al.  Defect level evaluation in an IC design environment , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  João Paulo Teixeira,et al.  Defect-oriented Verilog fault simulation of SoC macros using a stratified fault sampling technique , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  Yves Le Traon,et al.  From hardware to software testability , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[10]  Yuan Taur,et al.  CMOS scaling into the 21st century: 0.1 µm and beyond , 1995, IBM J. Res. Dev..

[11]  Charles R. Kime,et al.  Cellular Automata for Weighted Random Pattern Generation , 1997, IEEE Trans. Computers.

[12]  Vishwani D. Agrawal,et al.  Validation vector grade (VVG): a new coverage metric for validation and test , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[13]  João Paulo Teixeira,et al.  Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL , 1999, DATE '99.

[14]  Eric Lindbloom,et al.  The Weighted Random Test-Pattern Generator , 1975, IEEE Transactions on Computers.

[15]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[16]  João Paulo Teixeira,et al.  Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[17]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[18]  Vishwani D. Agrawal,et al.  Register-transfer level fault modeling and test evaluation techniques for VLSI circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[19]  Glenn H. Chapman,et al.  Defect and Fault Tolerance in VLSI Systems , 2003 .

[20]  Kaushik Roy,et al.  Design and synthesis of low power weighted random pattern generator considering peak power reduction , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[21]  M. Ray Mercer,et al.  On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[22]  I.C. Teixeira,et al.  RTL-based functional test generation for high defects coverage in digital SOCs , 2000, Proceedings IEEE European Test Workshop.

[23]  Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[24]  John A. Waicukauski,et al.  A Method for Generating Weighted Random Test Patterns , 1989, IBM J. Res. Dev..

[25]  M. Violante,et al.  A new BIST architecture for low power circuits , 1999, European Test Workshop 1999 (Cat. No.PR00390).