Low-power fixed-width array multipliers

A fixed-width multiplier using the left-to-right algorithm for partial-product reduction is presented. The high-speed feature offered by this design is used to trade for low power. In one design, the proposed multiplier not only owns 8% speed improvement but also gains 14% power and 13% area reduction. When applying the voltage scaling to balance the speed, the power reduction is increased to 29%.

[1]  Milos D. Ercegovac,et al.  High-performance left-to-right array multiplier design , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[2]  Wu-Shiung Feng,et al.  Design of a lower-error fixed-width multiplier for speech processing application , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  Tomás Lang,et al.  Fast Multiplication Without Carry-Propagate Addition , 1990, IEEE Trans. Computers.

[4]  Michael Schulte,et al.  Design and implementation of a 16 by 16 low-power two's complement multiplier , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  Janusz Rajski,et al.  High speed ring generators and compactors of test data [logic IC test] , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[6]  Chein-Wei Jen,et al.  High-Speed Booth Encoded Parallel Multiplier Design , 2000, IEEE Trans. Computers.

[7]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[8]  Jer Min Jou,et al.  Design of low-error fixed-width multipliers for DSP applications , 1999 .

[9]  Hosahalli R. Srinivas,et al.  VLSI implementation of a 200-MHz 16/spl times/16 left-to-right carry-free multiplier in 0.35 /spl mu/m CMOS technology for next-generation DSPs , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.