Rapid prototyping of JPEG encoder using the ASIP development system: PEAS-III

In this paper, the JPEG encoder application, one of the DSP applications, was implemented using the ASIP development system: PEAS-III. Instructions for the JPEG encoder, such as DCT instruction, and butterfly instructions, were added to the initial design. Area, performance, and execution cycles of the processors were calculated using the generated HDL description, compiler, and assembler by PEAS-III. From the experimental results, 12 architectures can be designed in 160 hours, and the designer can select an optimal architecture that satisfies design constraints considering the hardware cost, clock frequency and execution cycles.

[1]  Hiroshi Nakamura,et al.  Advanced processor design using hardware description language AIDL , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[2]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[3]  Masaharu Imai,et al.  PEAS-I： A Hardware/Software Codesign System for ASIP Development , 1994 .

[4]  Yoshinori Takeuchi,et al.  PEAS-III: an ASIP design environment , 2000, Proceedings 2000 International Conference on Computer Design.

[5]  Hiroto Yasuura,et al.  Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design) , 1996 .

[6]  Andreas Fauth.  Beyond tool-specific machine descriptions , 1994, Code Generation for Embedded Processors.

[7]  Pierre G. Paulin,et al.  Flexware: A flexible firmware development environment for embedded systems , 1994, Code Generation for Embedded Processors.

[8]  Young-Su Kwon,et al.  MetaCore: an application specific DSP development system , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..

[10]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[11]  Srinivas Devadas,et al.  A methodology for accurate performance evaluation in architecture exploration , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[12]  Raul Camposano,et al.  Embedded system design , 1996, Des. Autom. Embed. Syst..

[13]  Yoshinori Takeuchi,et al.  Design space exploration for DSP applications using the ASIP development system PEAS-III , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.