AN OPTIMIZED ARCHITECTURE FOR 2 D DISCRETE WAVELET TRANSFORM ON FPGAs USING DISTRIBUTED ARITHMETIC PROJECT REPORT