The Optimized Tree-based Network on Chip Topologies for H.264 Decoder Design

A new chip design paradigm, so called network on chip, has been introduced based on the demand of integration of many heterogeneous semiconductor intellectual property (IP) blocks. In this paper, the H.264 decoder designed with three differently heterogenous tree-based network topologies are proposed. The topologies are designed so as to maximize the network throughput in accordance with the required transaction data between the functional modules of the H.264 decoder. This paper also evaluates these three topologies by comparing them to other regular topologies such as 2-D mesh and fat-tree with respects to throughput, power consumption and size. The simulated throughputs and various switch configurations are used as the inputs of the power modelling tool, known as Orion model. Hence, the static powers, areas, and dynamic energies of three topologies are calculated. The experiment results show that our tree-based topologies offer similar throughputs as fat-tree does and much higher throughputs compared to 2-D mesh while us less chip areas and power consumptions

[1]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[2]  Bian Zhi-xin,et al.  Analyzing the Lithography Part of the International Technology Roadmap for Semiconductors (2005 Edition) , 2006 .

[3]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[4]  Vu-Duc Ngo,et al.  Analyzing the Performance of Mesh and Fat-Tree Topologies for Network on Chip Design , 2005, EUC.

[5]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[6]  V. Conclusion , .

[7]  Luca Benini,et al.  Network-on-Chip Design for Gigascale Systems-on-Chip , 2005, Embedded Systems Handbook.

[8]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[9]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, MICRO.

[10]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Radu Marculescu,et al.  Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[12]  Radu Marculescu,et al.  Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures , 2003, DATE.

[13]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.