Low-Complexity Parallel QPP Interleaver Based on Permutation Patterns
暂无分享,去创建一个
[1] A. Burg,et al. Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.
[2] Joseph R. Cavallaro,et al. Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.
[3] Brian K. Classon,et al. ARP and QPP Interleavers for LTE Turbo Coding , 2008, 2008 IEEE Wireless Communications and Networking Conference.
[4] Cheng-Chi Wong,et al. Reconfigurable Turbo Decoder With Parallel Architecture for 3GPP LTE System , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Joseph R. Cavallaro,et al. Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder , 2011, Integr..
[6] V. Benes. Optimal rearrangeable multistage connecting networks , 1964 .
[7] Qiuting Huang,et al. Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE , 2011, IEEE Journal of Solid-State Circuits.
[8] Johan Eilert,et al. Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding , 2010, J. Signal Process. Syst..
[9] Guanghui He,et al. Generalized interleaving network based on configurable QPP architecture for parallel turbo decoder , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).
[10] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[11] Jing Sun,et al. Interleavers for turbo codes using permutation polynomials over integer rings , 2005, IEEE Transactions on Information Theory.
[12] Tobias G. Noll,et al. A parametrizable low-power high-throughput turbo-decoder , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..