A flexible design of a decision feedback equalizer and a novel CCK technique for wireless LAN systems

In the wireless mobile communication system, a decision feedback equalizer (DFE) to cancel the inter symbol interference (ISI) is required. This paper analyzes and implements the decision feedback equalizer and a novel CCK architecture of the receiver. All the filters are implemented using the finite impulse response (FIR) filter. The least mean square (LMS) algorithm with initial values is used for updating the coefficient as fast as it can be in the parallel DFE architecture. The area requirement of the novel CCK demodulator structure is about half of that of Fast Walsh Block structure, while their delay times are approximately the same. After synthesis, the total gate counts of the DFE and the CCK demodulator are 58624 and 9937, respectively. The power consumption of DFE is 25.087 mW operating under a 3.3 V supply voltage.

[1]  P. Gray,et al.  A 50 MHz 70 mW 8-tap adaptive equalizer/Viterbi sequence detector in 1.2 /spl mu/m CMOS , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  Byung Wook Kim,et al.  Area-efficient and reusable VLSI architecture of decision feedback equalizer for QAM modern , 2001, ASP-DAC '01.

[3]  K. Sharaf,et al.  On the utilization of strength-reduced architectures for adaptive equalizers , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[5]  Kaveh Pahlavan,et al.  Wireless Information Networks , 1995 .

[6]  Carl Andren.  CCK Modulation Delivers 11Mbps for High Rate IEEE 802.11 Extension , 1999 .