Enhanced low-power high-speed probabilistic adders for error-toerant application
暂无分享,去创建一个
[1] G. Bruun. z-transform DFT filters and FFT's , 1978 .
[2] R. Waid,et al. Logic design , 1973, CSC '73.
[3] Douglas B. Shire,et al. GENERAL PHYSICS: Nuclear, Atomic, and Molecular ÑPACS 01239Ö 5019 Scaling limit of digital circuits due to thermal noise , 1998 .
[4] Zhi-Hui Kong,et al. Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Kenneth L. Shepard. Design methodologies for noise in digital integrated circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[6] Mark S. K. Lau,et al. Modeling of Probabilistic Ripple-Carry Adders , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.
[7] Melvin A. Breuer,et al. A novel test methodology based on error-rate to support error-tolerance , 2005, IEEE International Conference on Test, 2005..
[8] Naresh R. Shanbhag,et al. Toward achieving energy efficiency in presence of deep submicron noise , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[9] C. Rader. Discrete Fourier transforms when the number of data samples is prime , 1968 .
[10] S. Quegan,et al. Understanding Synthetic Aperture Radar Images , 1998 .
[11] James D. Meindl,et al. Low power microelectronics: retrospect and prospect , 1995, Proc. IEEE.
[12] Melvin A. Breuer,et al. Let's think analog , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[13] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[14] Antonio Ortega,et al. Hardware testing for error tolerant multimedia compression based on linear transforms , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).
[15] J. Tukey,et al. An algorithm for the machine calculation of complex Fourier series , 1965 .
[16] Melvin A. Breuer,et al. Reduction of detected acceptable faults for yield improvement via error-tolerance , 2007 .
[17] Gang Wang,et al. Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.
[18] Melvin A. Breuer,et al. Error-tolerance and multi-media , 2006, 2006 International Conference on Intelligent Information Hiding and Multimedia.
[19] M. Lehman,et al. Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units , 1961, IRE Trans. Electron. Comput..
[20] Orest J. Bedrij. Carry-Select Adder , 1962, IRE Trans. Electron. Comput..
[21] O. L. Macsorley. High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.
[22] Mit Press,et al. A Linear Filtering Approach to the Computation of the Discrete Fourier Transform , 1969 .
[23] L. Kish. End of Moore's law: thermal (noise) death of integration in micro and nano electronics , 2002 .
[24] Naresh R. Shanbhag,et al. Reliable and efficient system-on-chip design , 2004, Computer.
[25] Krishna V. Palem,et al. Ultra Low-energy Computing via Probabilistic Algorithms and Devices: CMOS Device Primitives and the Energy-Probability Relationship , 2004 .
[26] Oliver R. Hinton,et al. Adder methodology and design using probabilistic multiple carry estimates , 2005 .
[27] Melvin A. Breuer,et al. Intelligible test techniques to support error-tolerance , 2004, 13th Asian Test Symposium.
[28] Oliver R. Hinton,et al. Probabilistic carry state estimate for improved asynchronous adder performance , 2001 .
[29] Krishna V. Palem,et al. Energy aware computing through probabilistic switching: a study of limits , 2005, IEEE Transactions on Computers.
[30] E. Brigham,et al. The fast Fourier transform and its applications , 1988 .