Three-dimensional silicon integration

Three-dimensional (3D) silicon integration of active devices with through-silicon vias (TSVs), thinned silicon, and silicon-to-silicon fine-pitch interconnections offers many product benefits. Advantages of these emerging 3D silicon integration technologies can include the following: power efficiency, performance enhancements, significant product miniaturization, cost reduction, and modular design for improved time to market. IBM research activities are aimed at providing design rules, structures, and processes that make 3D technology manufacturable for chips used in actual products on the basis of data from test-vehicle (i.e., prototype) design, fabrication, and characterization demonstrations. Three-dimensional integration can be applied to a wide range of interconnection densities (<10/cm2 to 108/cm2), requiring new architectures for product optimization and multiple options for fabrication. Demonstration test structures, which are designed, fabricated, and characterized, are used to generate experimental data, establish models and design guidelines, and help define processes for future product consideration. This paper 1) reviews technology integration from a historical perspective, 2) describes industry-wide progress in 3D technology with examples of TSV and silicon-silicon interconnection advancement over the last 10 years, 3) highlights 3D technology from IBM, including demonstration test vehicles used to develop ground rules, collect data, and evaluate reliability, and 4) provides examples of 3D emerging industry product applications that could create marketable systems.

[1]  Anna W. Topol,et al.  Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication , 2002, Digest. International Electron Devices Meeting,.

[2]  Jr. A. Blodgett.  A Multilayer Ceramic Multichip Module , 1980 .

[3]  J. Knickerbocker,et al.  Pb-free microjoints (50 /spl mu/m pitch) for the next generation microsystems: the fabrication, assembly and characterization , 2006, 56th Electronic Components and Technology Conference 2006.

[4]  Eric D. Perfecto,et al.  Thin-film multichip module packages for high-end IBM servers , 1998, IBM J. Res. Dev..

[5]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[6]  William V. Huott,et al.  Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  C. Sah,et al.  Carrier Generation and Recombination in P-N Junctions and P-N Junction Characteristics , 1957, Proceedings of the IRE.

[8]  K. Soejima,et al.  A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[9]  Katsuyuki Sakuma,et al.  3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..

[10]  Katsuyuki Sakuma,et al.  3D chip stacking with C4 technology , 2008, IBM J. Res. Dev..

[11]  J. Bardeen,et al.  The Transistor, A Semiconductor Triode , 1998, Proceedings of the IEEE.

[12]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[13]  Dave Thomas,et al.  IBM POWER6 microprocessor physical design and design methodology , 2007, IBM J. Res. Dev..

[14]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[15]  A. Sharma,et al.  Assembly, Characterization, and Reworkability of Pb-free Ultra-Fine Pitch C4s for System-on-Package , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[16]  Roger R. Schmidt,et al.  High-end server low-temperature cooling , 2002, IBM J. Res. Dev..

[17]  Y. Nemoto,et al.  High-performance vertical interconnection for high-density 3D chip stacking package , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[18]  M. Hutter,et al.  Assembly and reliability of flip chip solder joints using miniaturized Au/Sn bumps , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[19]  W. D. Becker,et al.  A power, packaging, and cooling overview of the IBM eServer z900 , 2002, IBM J. Res. Dev..

[20]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[21]  James S. Dunn,et al.  Through-silicon vias enable next-generation SiGe power amplifiers for wireless communications , 2008, IBM J. Res. Dev..

[22]  Edmund J. Sprogis,et al.  Wafer-level 3D integration technology , 2008, IBM J. Res. Dev..

[23]  William Shockley,et al.  The theory of p-n junctions in semiconductors and p-n junction transistors , 1949, Bell Syst. Tech. J..

[24]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[25]  J. Bardeen,et al.  The transistor, a semi-conductor triode , 1948 .

[26]  John U. Knickerbocker,et al.  IBM System/390 air-cooled alumina thermal conduction module , 1991, IBM J. Res. Dev..

[27]  William F. Washburn,et al.  IBM Enterprise System/9000 Type 9121 Model 320 air-cooled processor technology , 1991, IBM J. Res. Dev..

[28]  Yutaka Tsukada,et al.  Surface laminar circuit packaging , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[29]  D. Edelstein,et al.  Silicon Carrier with Deep Through-Vias, Fine Pitch Wiring and Through Cavity for Parallel Optical Transceiver , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[30]  V. Kripesh,et al.  Three-dimensional system-in-package using stacked silicon platform technology , 2005, IEEE Transactions on Advanced Packaging.

[31]  William Shockley,et al.  Electrons and Holes in Semiconductors with Applications to Transistor Electronics , 1950 .

[32]  Tze-Chiang Chen.  Where CMOS is going: trendy hype vs. real technology , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[33]  Manish Gupta,et al.  Systems research challenges: A scale-out perspective , 2006, IBM J. Res. Dev..

[34]  K. Bock,et al.  The challenge of ultra thin chip assembly , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[35]  Alan G. Klopfenstein.  Microelectronics Packaging Handbook , 1997, Springer US.

[36]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[37]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[38]  Yuan Taur,et al.  A half-micron CMOS logic generation , 1995, IBM J. Res. Dev..

[39]  B. Dang,et al.  Characterization of stacked die using die-to-wafer integration for high yield and throughput , 2008, 2008 58th Electronic Components and Technology Conference.

[40]  Philip G. Emma,et al.  Is 3D chip technology the next growth engine for performance improvement? , 2008, IBM J. Res. Dev..

[41]  K. Takahashi,et al.  Through Silicon Via and 3-D Wafer/Chip Stacking Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[42]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[43]  P. Andry,et al.  Characterization of micro-bump C4 interconnects for Si-carrier SOP applications , 2006, 56th Electronic Components and Technology Conference 2006.

[45]  Chirag S. Patel.  Silicon carrier for computer systems , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[46]  B. Dang,et al.  3D Chip Stacking Technology with Low-Volume Lead-Free Interconnections , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.