论文信息 - Virtual platforms: Breaking new grounds

Virtual platforms: Breaking new grounds

The case for developing and using virtual platforms (VPs) has now been made. If developers of complex HW/SW systems are not using VPs for their current design, complexity of next generation designs demands for their adoption. In addition, the users of these complex systems are asking either for virtual or real platforms in order to develop and validate the software that runs on them, in context with the hardware that is used to deliver some of the functionality. Debugging the erroneous interactions of events and state in a modern platform when things go wrong is hard enough on a VP; on a real platform (such as an emulator or FPGA-based prototype) it can become impossible unless a new level of sophistication is offered. The priority now is to ensure that the capabilities of these platforms meet the requirements of every application domain for electronics and software-based product design. And to ensure that all the use cases are satisfied. A key requirement is to keep pace with Moore's Law and the ever increasing embedded SW complexity by providing novel simulation technologies in every product release. This paper summarizes a special session focused on the latest applications and latest use cases for VPs. It gives an overview of where this technology is going and the impact on complex system design and verification.

[1] Samarjit Chakraborty,et al. High-level timing analysis of concurrent applications on MPSoC platforms using memory-aware trace-driven simulations , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.

[2] Shi-Yu Huang,et al. PowerDepot: Integrating IP-based power modeling with ESL power analysis for multi-core SoC designs , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[3] Hyunjin Lee,et al. Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach , 2010 .

[4] Rainer Leupers,et al. Processor and System-on-Chip Simulation , 2010 .

[5] Rainer Leupers,et al. A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms , 2005, Design, Automation and Test in Europe.

[6] Rainer Leupers,et al. Virtual Manycore platforms: Moving towards 100+ processor cores , 2011, 2011 Design, Automation & Test in Europe.

[7] Hyunjin Lee,et al. Two‐phase trace‐driven simulation (TPTS): a fast multicore processor architecture simulation approach , 2010, Softw. Pract. Exp..

[8] Andreas Herkersdorf,et al. Context-aware compiled simulation of out-of-order processor behavior based on atomic traces , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.