Virtual platforms: Breaking new grounds
暂无分享,去创建一个
Rainer Leupers | Andreas Herkersdorf | Grant Martin | Tim Kogel | Frank Schirrmeister | Roman Plyaskin | Martin Vaupel
[1] Samarjit Chakraborty,et al. High-level timing analysis of concurrent applications on MPSoC platforms using memory-aware trace-driven simulations , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.
[2] Shi-Yu Huang,et al. PowerDepot: Integrating IP-based power modeling with ESL power analysis for multi-core SoC designs , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[3] Hyunjin Lee,et al. Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach , 2010 .
[4] Rainer Leupers,et al. Processor and System-on-Chip Simulation , 2010 .
[5] Rainer Leupers,et al. A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms , 2005, Design, Automation and Test in Europe.
[6] Rainer Leupers,et al. Virtual Manycore platforms: Moving towards 100+ processor cores , 2011, 2011 Design, Automation & Test in Europe.
[7] Hyunjin Lee,et al. Two‐phase trace‐driven simulation (TPTS): a fast multicore processor architecture simulation approach , 2010, Softw. Pract. Exp..
[8] Andreas Herkersdorf,et al. Context-aware compiled simulation of out-of-order processor behavior based on atomic traces , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.