Analysis of die-to-die vertical crosstalk between Clock-tree and Voltage Controlled Oscillator in 3-D IC
暂无分享,去创建一个
[1] T.H. Lee,et al. A physical model for planar spiral inductors on silicon , 1996, International Electron Devices Meeting. Technical Digest.
[2] Lei He,et al. An efficient inductance modeling for on-chip interconnects , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[3] S. Wong,et al. Physical modeling of spiral inductors on silicon , 2000 .
[4] H. Grabinski,et al. Simple formulas to calculate the line parameters of interconnects on conducting substrates , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).
[5] Joungho Kim,et al. Modeling and analysis of die-to-die vertical coupling in 3-D IC , 2009, 2009 11th Electronics Packaging Technology Conference.
[6] Behzad Razavi,et al. A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.
[7] Ali Afzali-Kusha,et al. Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation , 2006, Proceedings of the IEEE.
[8] Stephen P. Boyd,et al. Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.