An Optimized Design for Compact Masked AES S-Box Based on Composite Field and Common Subexpression Elimination Algorithm
暂无分享,去创建一个
[1] Han Yu,et al. Energy-efficient and security-optimized AES hardware design for ubiquitous computing* , 2008 .
[2] Xin Chen,et al. An optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform , 2014, IEICE Electron. Express.
[3] Cheng Xu,et al. An Improved Masked S-box for AES and Hardware Implementation , 2012 .
[4] Debdeep Mukhopadhyay,et al. Effect of glitches against masked AES S-box implementation and countermeasure , 2009, IET Inf. Secur..
[5] Xiang Shen,et al. A low-cost UHF RFID tag chip with AES cryptography engine , 2014, Secur. Commun. Networks.
[6] Asoke K. Nandi,et al. Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Elena Trichina,et al. Secure AES Hardware Module for Resource Constrained Devices , 2004, ESAS.
[8] Asoke K. Nandi,et al. Composite field GF(((22)2)2) advanced encryption standard (AES) S-box with algebraic normal form representation in the subfield inversion , 2011, IET Circuits Devices Syst..