Aging of I/O overdrive circuit in FinFET technology and strategy for design optimization

We investigated aging property of FinFET-based I/O overdrive circuits (IP) and proposed design strategies of optimization among performance/area/reliability. Aging behavior of I/O overdrive IP with 16nm FinFET process has been extracted and compared with 20nm planar-transistor process. Both pulldown and pull-up driving degradation are worse in the FinFET than planar IP. An aging simulation framework was built from transistor-level aging databases and further calibrated by an empirical equation and IP-level measurements. Finally, a design guideline was discussed and proposed to pursue balance of performance/area/reliability, which is thus improved 13%/8%/37% respectively in our optimized design.

[1]  G. Groeseneken,et al.  Maximizing reliable performance of advanced CMOS circuits—A case study , 2014, 2014 IEEE International Reliability Physics Symposium.

[2]  Shien-Yang Wu,et al.  A 16nm FinFET CMOS technology for mobile SoC and computing applications , 2013 .

[3]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[4]  S. Krishnan,et al.  Simulation and modeling of hot carrier degradation of cascoded NMOS transistors for power management applications , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[5]  Cheng Hsiao,et al.  Circuit reliability simulation using TMI2 , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[6]  J. H. Chu,et al.  Analysis of new hot carrier degradation phenomena: 'W' or 'S' shape evolution of LDD NMOSFET , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[7]  V. Huard,et al.  I/O design optimization flow for reliability in advanced CMOS nodes , 2014, 2014 IEEE International Reliability Physics Symposium.