A 0.6-to-10GHz Receiver Front-End in 45nm CMOS

Wireless communication is evolving towards multi-standard terminals that handle various standards including those for cellular, WLAN and WPAN applications. Software-defined radios (SDR) are being considered as a likely platform to build tomorrow's handsets. The receiver in such radios can be tuned over a wide range of frequencies and can support multiple modulation schemes. Consequently, broadband receivers with good linearity and noise performance over a wide band are needed. The digital part of an SDR will dominate the silicon area, mandating the use of advanced CMOS technologies. The analog/RF circuitry is preferably integrated on the same die as the digital part. This paper describes a fully integrated broadband receiver front-end in 45nm baseline CMOS. A highly linear low-noise receiver covering a spectrum from below 1GHz (-3dB at 600MHz) up to 10GHz, including the WiMedia ultra-wideband (UWB) spectrum is demonstrated.

[1]  Dimitri Linten,et al.  An ESD-Protected DC-to-6GHz 9.7mW LNA in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  S. Lee,et al.  A Broadband Receive Chain in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Andrea Baschirotto,et al.  A Fully Reconfigurable Software-Defined Radio Transceiver in 0.13μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Minjae Lee,et al.  An 800-MHz–6-GHz Software-Defined Wireless Receiver in 90-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.

[5]  S.S. Taylor,et al.  A 5GHz resistive-feedback CMOS LNA for low-cost multi-standard applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.