论文信息 - A new programmable logic family using multiple-input floating-gate transistors [CMOS]

A new programmable logic family using multiple-input floating-gate transistors [CMOS]

A multiple-input programmable AND/OR/CARRY logic gate is presented. This device is based on the use of multiple-input floating-gate transistors. Experimental results of a test chip are shown. Application of this gate for the implementation of digital binary comparators is discussed.

J. Ramirez-Angulo | G. Gonzalez-Altamirano

[1] M. Lanzoni,et al. A novel approach to controlled programming of tunnel-based floating-gate MOSFETs , 1994 .

[2] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[3] M.A. Brooke,et al. A floating-gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process , 1991, IEEE Electron Device Letters.

[4] Andreas G. Andreou,et al. Multiple input floating-gate MOS differential amplifiers and applications for analog computation , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[5] W. Martin Snelgrove,et al. Floating gate charge-sharing: a novel circuit for analog trimming , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[6] Bing J. Sheu,et al. Analog floating-gate synapses for general-purpose VLSI neural computation , 1991 .

[7] W. Guggenbuhl,et al. An analog trimming circuit based on a floating-gate device , 1988 .

[8] Jaime Ramirez-Angulo,et al. Low-voltage circuits building blocks using multiple-input floating-gate transistors , 1995 .