A Fast Wire-Routing Method and an Automatic Layout Tool for RSFQ Digital Circuits Considering Wire-Length Matching

A fast wire-routing method considering wire-length matching of passive transmission lines (PTLs) is proposed. The method deals with channel routing between adjacent columns of active devices, and generates paths of PTLs with specified additional length packed in compact area based on simulated annealing. It uses a generation method of paths from a sequence of symbols for searching solutions efficiently. An automatic layout tool is also shown. It consists of a placer and a router based on the proposed method. The placer uses total extension length of PTLs for length matching as one of the evaluation metrics for detailed placement using simulated annealing. By introducing this metric, total extension length in routing phase is reduced and compact layouts are obtained. Using the tool, design flow from HDL descriptions to layout generation can be established. As an experimental result, a layout of an adder designed by the tool is shown.

[1]  Nadine Gottschalk,et al.  Vlsi Physical Design From Graph Partitioning To Timing Closure , 2016 .

[2]  Naoki Takeuchi,et al.  Development and Demonstration of Routing and Placement EDA Tools for Large-Scale Adiabatic Quantum-Flux-Parametron Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[3]  Alireza Shafaei,et al.  An Integrated Row-Based Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[4]  M. H. Volkmann,et al.  Status of Superconductor Electronic Circuit Design Software , 2013, IEEE Transactions on Applied Superconductivity.

[5]  N. Takagi,et al.  4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors , 2016, IEEE Transactions on Applied Superconductivity.

[6]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[7]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[8]  Kazuyoshi Takagi,et al.  Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation , 2014, IEICE Trans. Electron..

[9]  Nobutaka Kito,et al.  Automatic Wire-Routing of SFQ Digital Circuits Considering Wire-Length Matching , 2016, IEEE Transactions on Applied Superconductivity.

[10]  O A Mukhanov,et al.  Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.

[11]  Yuki Yamanashi,et al.  100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process , 2010, IEICE Trans. Electron..

[12]  A. Fujimaki,et al.  Low-Energy Consumption RSFQ Circuits Driven by Low Voltages , 2013, IEEE Transactions on Applied Superconductivity.

[13]  Kazuyoshi Takagi,et al.  Automated Passive-Transmission-Line Routing Tool for Single-Flux-Quantum Circuits Based on A* Algorithm , 2010, IEICE Trans. Electron..

[14]  Anubhav Sahu,et al.  Implementation of energy efficient single flux quantum digital circuits with sub-aJ/bit operation , 2012, 1209.6383.

[15]  S. Sarwana,et al.  Zero Static Power Dissipation Biasing of RSFQ Circuits , 2011, IEEE Transactions on Applied Superconductivity.