Reduced Order Modeling for RLC Interconnect Tree Using Hurwitz Polynomial

We investigate on-chip RLC interconnect reduced order modeling problem. A provably realizable and stable model order reduction approach is proposed. To guarantee stability of reduced order circuits, we first employ a realizable reduction for load approximation to preserve the first three driving-point admittance coefficients. Then, we use Hurwitz polynomials to approximate the denominators of original rational transfer functions. We prove that stability can be guaranteed during a hierarchical analysis while circuit response moments can still be matched implicitly. We also give some experimental results to show the accuracy and efficiency of the proposed approach.

[1]  Andrew T. Yang,et al.  Stable and efficient reduction of substrate model networks using congruence transforms , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[2]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  I. Elfadel,et al.  A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks , 1997, ICCAD 1997.

[4]  Chung-Kuan Cheng,et al.  Hurwitz stable reduced order modeling for RLC interconnect trees , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  Sung-Mo Kang,et al.  Fast Approximation of the Transient Response of Lossy Transmission Line Trees , 1993, 30th ACM/IEEE Design Automation Conference.

[6]  Lawrence T. Pileggi,et al.  An explicit RC-circuit delay approximation based on the first three moments of the impulse response , 1996, 33rd Design Automation Conference Proceedings, 1996.

[7]  Chung-Kuan Cheng,et al.  RLC interconnect delay estimation via moments of amplitude and phase response , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[8]  P. R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, ICCAD 1989.

[9]  M. Nakhla,et al.  Asymptotic Waveform Evaluation: And Moment Matching for Interconnect Analysis , 1993 .

[10]  Charles J. Alpert,et al.  Buffer insertion with accurate gate and interconnect delay computation , 1999, DAC '99.

[11]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  E. Kuh,et al.  Multipoint moment matching model for multiport distributed interconnect networks , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[13]  Lawrence T. Pileggi,et al.  RICE: rapid interconnect circuit evaluator , 1991, 28th ACM/IEEE Design Automation Conference.

[14]  Lawrence T. Pileggi,et al.  PRIMO: probability interpretation of moments for delay calculation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[15]  Lawrence T. Pileggi,et al.  On the stability of moment-matching approximations in asymptotic waveform evaluation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[16]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[18]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 1999, DAC '99.

[19]  Bernard N. Sheehan,et al.  TICER: Realizable reduction of extracted RC circuits , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[20]  Michel Nakhla,et al.  Transient waveform estimation of high-speed MCM networks using complex frequency hopping , 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93.

[21]  Sung-Mo Kang,et al.  Performance driven MCM routing using a second order RLC tree delay model , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[22]  Emrah Acar,et al.  h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response , 1998, ICCAD '98.

[23]  Lawrence T. Pileggi,et al.  S2P: a stable 2-pole RC delay and coupling noise metric [IC interconnects] , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[24]  Realizable reduction for RC interconnect circuits , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[25]  Roland W. Freund,et al.  Reduced-order modeling of large passive linear circuits by means of the SYPVL algorithm , 1996, ICCAD 1996.

[26]  S. Barnett.  Polynomials and linear control systems , 1983 .

[27]  D. S. Gao,et al.  Propagation delay in RLC interconnection networks , 1993, 1993 IEEE International Symposium on Circuits and Systems.