Model-based platform-specific co-design methodology for dynamically partially reconfigurable systems with hardware virtualization and preemption

To facilitate the development of the dynamically partially reconfigurable system (DPRS), we propose a model-based platform-specific co-design (MPC) methodology for DPRS with hardware virtualization and preemption. For DPRS analysis and validation, a model-based verification and estimation framework is proposed to make model-driven architecture (MDA) more realistic and applicable to the DPRS design. Considering inherent characteristics of DPRS and real-time system requirements, a semi-automatic model translator converts the UML models of DPRS into timed automata models with transition urgency semantics for model checking. Furthermore, a UML-based hardware/software co-design platform (UCoP) can support the direct interaction between the UML models and the real hardware architecture. Compared to the existing estimation methods, UCoP can provide accurate and efficient platform-specific verification and estimation. We also propose a hierarchical design that consists of a hardware virtualization mechanism for dynamically linking the device nodes, kernel modules, and on-demand reconfigurable hardware functions and a hardware preemption mechanism for further increasing the utilization of hardware resources per unit time. Further, we realize a dynamically partially reconfigurable network security system (DPRNSS) to show the applicability and practicability of the MPC methodology. The DPRNSS cannot only dynamically adapt some of its hardware functions at run-time to meet different system requirements, but also determine which mechanism will be used. Our experiments also demonstrate that the hardware virtualization mechanism can save the overall system execution time up to 12.8% and the hardware preemption mechanism can reduce up to 41.3% of the time required by reconfiguration-based methods.

[1]  Marco D. Santambrogio,et al.  Core Allocation and Relocation Management for a Self Dynamically Reconfigurable Architecture , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[2]  Chun-Hsian Huang,et al.  On the use of a UML-Based HW/SW Co-Design Platform for reconfigurable cryptographic systems , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  Wolfgang Müller,et al.  A model-based approach for executable specifications on reconfigurable hardware , 2005, Design, Automation and Test in Europe.

[4]  Neil W. Bergmann,et al.  Embedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-on-Chip , 2004, ERSA.

[5]  Imed Moussa,et al.  An integrated design and verification methodology for reconfigurable multimedia systems , 2005, Design, Automation and Test in Europe.

[6]  Chun-Hsian Huang,et al.  UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems , 2008, 2008 13th Asia-Pacific Computer Systems Architecture Conference.

[7]  Chun-Hsian Huang,et al.  Perfecto: A Systemc-Based Performance Evaluation Framework for Dynamically Partially Reconfigurable Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[8]  Chun-Hsian Huang,et al.  Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems , 2009, IEEE Embedded Systems Letters.

[9]  Stephan Merz,et al.  Model Checking , 2000 .

[10]  Jürgen Becker,et al.  Modelling and Simulation of Dynamic and Partially Reconfigurable Systems using SystemC , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[11]  Chun-Hsian Huang,et al.  Software-Controlled Dynamically Swappable Hardware Design in Partially Reconfigurable Systems , 2008, EURASIP J. Embed. Syst..

[12]  Fabrizio Ferrandi,et al.  SyCERS: a SystemC Design Exploration Framework for SoC Reconfigurable Architecture , 2006, ERSA.

[13]  Klaus D. Müller-Glaser,et al.  A Graphical Model-Level Debugger for Heterogenous Reconfigurable Architectures , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[14]  Marco D. Santambrogio,et al.  Design methodology for partial dynamic reconfiguration: a new degree of freedom in the HW/SW codesign , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[15]  Heiko Kalte,et al.  Context saving and restoring for multitasking in reconfigurable systems , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[16]  Chun-Hsian Huang,et al.  Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems , 2010, TRETS.

[17]  Chun-Hsian Huang,et al.  Reconfigurable System Design and Verification , 2009 .

[18]  Chun-Hsian Huang,et al.  Modeling and verification of real-time embedded systems with urgency , 2009, J. Syst. Softw..

[19]  Marco D. Santambrogio,et al.  From Reconfigurable Architectures to Self-Adaptive Autonomic Systems , 2009, 2009 International Conference on Computational Science and Engineering.

[20]  Seda Ogrenci Memik,et al.  A Reconfiguration-Aware Floorplacer for FPGAs , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[21]  Satoshi Yamane,et al.  The symbolic model-checking for real-time systems , 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems.

[22]  João Canas Ferreira,et al.  Support for partial run-time reconfiguration of platform FPGAs , 2006, J. Syst. Archit..

[23]  Fabrizio Ferrandi,et al.  Operating system support for dynamically reconfigurable SoC architectures , 2005, Proceedings 2005 IEEE International SOC Conference.

[24]  Mario Porrmann,et al.  A Design Methodology for Communication Infrastructures on Partially Reconfigurable FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[25]  Jürgen Becker,et al.  Dynamic and Partial FPGA Exploitation , 2007, Proceedings of the IEEE.

[26]  Mario Porrmann,et al.  A Layer Model for Systematically Designing Dynamically Reconfigurable Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.