论文信息 - A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications

A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications

The design of a high-resolution high-speed delta-sigma analog-to-digital converter that operates from a single 3.3V supply is presented. This supply voltage presents several design problems, such as the reduced signal swing and the non-zero switch-resistance in the switched-capacitor circuits. These problems are tackled in this design without the use of special circuit techniques, such as clock-boosters. The converter uses a 2-1-1 cascade topology with optimised coefficients. For an oversampling-ratio of only 24, the converter achieves a SNR of 87 dB, a SNDR of 82 dB and an input dynamic range of 15 bits after comb-filtering. The converter is sampled at 52.8 MHz, which results in the required signal bandwidth for ADSL-applications of 1.1 MHz. It is implemented in a 0.5 µm CMOS technology, in a 5 mm2die-area and it consumes 200 mW from a 3.3 V power supply.

[1] G. C. Temes,et al. Finite amplifier gain and bandwidth effects in switched-capacitor filters , 1980 .

[2] G. Geelen,et al. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[3] S. Garverick,et al. A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities , 1991 .

[4] F. O. Eynde,et al. A high-speed CMOS comparator with 8-b resolution , 1992 .

[5] B. Leung,et al. Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[6] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .

[7] Willy Sansen,et al. A high-frequency and high-resolution fourth-order /spl Sigma//spl Delta/ A/D converter in BiCMOS technology , 1994 .

[8] D. Flandre,et al. Design Methodology for CMOS Gain-Boosted Folded-Cascode OTA with Application to SOI technology , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[9] Michel Steyaert,et al. A 15-bit 2 MHz Nyquist rate delta-sigma ADC in a 1um CMOS technology , 1997 .

[10] Todd L. Brooks,et al. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[11] W. Sansen,et al. A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .

[12] Michel Steyaert,et al. Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .