A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor

A novel integrated approach for delay-fault testing in external (automatic-test-equipment-based) and test-per-scan built-in self-test (BIST) using on-die delay sensing and test point insertion is proposed. A robust, low-overhead, and process-tolerant on-chip delay-sensing circuit is designed for this purpose. An algorithm is also developed to judiciously insert delay-sensor circuits at the internal nodes of logic blocks for improving delay-fault coverage with little or no impact on the critical-path delay. The proposed delay-fault testing approach is verified for transition- and segment-delay-fault models. Experimental results for external testing (BIST) show up to 31% (30%) improvement in fault coverage and up to 67.5% (85.5%) reduction in test length for transition faults. An increase in the number of robustly detectable critical-path segments of up to 54% and a reduction in test length for the segment-delay-fault model of up to 76% were also observed. The delay and area overhead due to insertion of the delay-sensing hardware have been limited to 2% and 4%, respectively

[1]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[2]  Ad J. van de Goor,et al.  Test point insertion that facilitates ATPG in reducing test time and data volume , 2002, Proceedings. International Test Conference.

[3]  Kwang-Ting Cheng,et al.  A testability metric for path delay faults and its application , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[4]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[5]  F. Brglez,et al.  On testability of combinational networks , 1984 .

[6]  Kazumi Hatayama,et al.  Low overhead test point insertion for scan-based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Janak H. Patel,et al.  SIGMA: A simulator for segment delay faults , 1996, Proceedings of International Conference on Computer Aided Design.

[8]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[9]  Stephen K. Sunter.  BIST vs. ATE: need a different vehicle? , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  J. Van der Spiegel,et al.  A time-to-voltage converter and analog memory for colliding beam detectors , 1989 .

[11]  Xiao Liu,et al.  Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[12]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[13]  Chauchin Su,et al.  All digital built-in delay and crosstalk measurement for on-chip buses , 2000, DATE '00.

[14]  Spyros Tragoudas,et al.  Testing for path delay faults using test points , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[15]  Jacob A. Abraham,et al.  On-chip delay measurement for silicon debug , 2004, GLSVLSI '04.

[16]  Janak H. Patel,et al.  Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.

[17]  John L. Wyatt,et al.  Mismatch sensitivity of a simultaneously latched CMOS sense amplifier , 1991 .