VCO-Based Quantizer

In this chapter a detailed analysis on the operation and architecture of the voltage-controlled oscillator (VCO)-based ADC is presented. The VCO-based quantizer is analyzed for two different architectures, one using a frequency-to-digital converter (FDC) the other a time-to-digital converter (TDC). Theoretical equations are derived to determine the resolution of these quantizers and verified through a VerilogA model.

[1]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[2]  Tor Sverre Lande,et al.  A novel multi–bit parallel ΔΣ FM–to–digital converter with 24–bit resolution , 2002 .

[3]  F. Moradi,et al.  Low-Voltage, Low-Power, and Wide-Tuning-Range Ring-VCO for Frequency ΔΣ Modulator , 2008, 2008 NORCHIP.

[4]  Robert B. Staszewski,et al.  Quantization noise improvement of Time to Digital converter (TDC) for ADPLL , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  T. Saether,et al.  A narrow-band delta-sigma frequency-to-digital converter , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[6]  Jaewook Kim,et al.  Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.