Strained Silicon Complementary TFET SRAM: Experimental Demonstration and Simulations
暂无分享,去创建一个
S. Strangio | P. Palestri | A. T. Tiedemann | S. Mantl | P. Bernardy | S. Trellenkamp | P. Palestri | S. Mantl | S. Strangio | G. V. Luong | A. Tiedemann | P. Bernardy | S. Trellenkamp | Q. T. Zhao | Q. Zhao
[1] S. Trellenkamp,et al. Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.
[2] Luca Selmi,et al. Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells , 2015, IEEE Journal of the Electron Devices Society.
[3] E. Memišević,et al. Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mV/decade and Ion = 10 μA/μm for Ioff = 1 nA/μm at Vds = 0.3 V , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[4] Heike Riel,et al. Vertical InAs-Si Gate-All-Around Tunnel FETs Integrated on Si Using Selective Epitaxy in Nanotube Templates , 2015, IEEE Journal of the Electron Devices Society.
[5] Pierpaolo Palestri,et al. Experimental characterization of the static noise margins of strained silicon complementary tunnel-FET SRAM , 2017, 2017 47th European Solid-State Device Research Conference (ESSDERC).
[6] David Blaauw,et al. Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs) , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] T. Mayer,et al. Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[8] A. T. Tiedemann,et al. Complementary Strained Si GAA Nanowire TFET Inverter With Suppressed Ambipolarity , 2016, IEEE Electron Device Letters.
[9] M. D. V. Martino,et al. Performance of TFET and FinFET devices applied to current mirrors for different dimensions and temperatures , 2016 .
[10] Lars-Erik Wernersson,et al. III–V compound semiconductor transistors—from planar to nanowire structures , 2014 .
[11] Adrian M. Ionescu,et al. Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.
[12] Ian A. Young,et al. Variation-tolerant dense TFET memory with low VMIN matching low-voltage TFET logic , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).
[13] Qin Zhang,et al. Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.
[14] A. Seabaugh,et al. Tunnel Field-Effect Transistors: State-of-the-Art , 2014, IEEE Journal of the Electron Devices Society.
[15] Ching-Te Chuang,et al. Design and Analysis of Robust Tunneling FET SRAM , 2013, IEEE Transactions on Electron Devices.
[16] Sebastiano Strangio,et al. Experimental demonstration of strained Si nanowire GAA n-TFETs and inverter operation with complementary TFET logic at low supply voltages , 2016 .
[17] Dhiraj K. Pradhan,et al. A novel Si-Tunnel FET based SRAM design for ultra low-power 0.3V VDD applications , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[18] Narayanan Vijaykrishnan,et al. Tunnel FET technology: A reliability perspective , 2014, Microelectron. Reliab..