Accurate Area, Time and Power Models for FPGA-Based Implementations
暂无分享,去创建一个
Chaitali Chakrabarti | Yuanrui Zhang | Kanwaldeep Sobti | Lanping Deng | C. Chakrabarti | Yuanrui Zhang | L. Deng | K. Sobti
[1] George A. F. Seber,et al. Linear regression analysis , 1977 .
[2] Gerhard Tröster,et al. High-Level Area and Performance Estimation of Hardware Building Blocks on FPGAs , 2000, FPL.
[3] Sergios Theodoridis,et al. A Novel Efficient Cluster-Based MLSE Equalizer for Satellite Communication Channels with-QAM Signaling , 2006, EURASIP J. Adv. Signal Process..
[4] Nacer-Eddine Zergainoh,et al. Macrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems , 2006, EURASIP J. Adv. Signal Process..
[5] Junichiro Makino,et al. The GRAPE project , 2006, Computing in science & engineering (Print).
[6] Steven J. E. Wilton,et al. A Flexible Power Model for FPGAs , 2002, FPL.
[7] James C. Hoe,et al. Automatic generation of customized discrete Fourier transform IPs , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[8] Mahmut T. Kandemir,et al. TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platform , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[9] Chaitali Chakrabarti,et al. Accurate models for estimating area and power of FPGA implementations , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.
[10] Fadi J. Kurdahi,et al. Area and timing estimation for lookup table based FPGAs , 1996, Proceedings ED&TC European Design and Test Conference.
[11] Nacer-Eddine Zergainoh,et al. Simulink-based MPSoC Design: New Approach to Bridge the Gap between Algorithm and Architecture Design , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[12] Abbes Amira,et al. Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Prithviraj Banerjee,et al. Overview of a compiler for synthesizing MATLAB programs onto FPGAs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Mahmut T. Kandemir,et al. Efficient Function Evaluations with Lookup Tables for Structured Matrix Operations , 2007, 2007 IEEE Workshop on Signal Processing Systems.
[15] W. Kenneth Jenkins,et al. High-performance signal processing on reconfigurable platforms , 2008 .
[16] James C. Hoe,et al. Fast and accurate resource estimation of automatically generated custom DFT IP cores , 2006, FPGA '06.
[17] Alok N. Choudhary,et al. Accurate area and delay estimators for FPGAs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[18] Axel Jantsch,et al. FPGA resource and timing estimation from Matlab execution traces , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).