Fault detection in resistive ladder network with minimal measurements

Abstract Testing of integrated circuits has now become a very important part of the semiconductor industry. Testing alone exceeds the cost of designing and manufacturing. So it is important to device new techniques to reduce the time and effort spent in testing [1] . The basic idea of the work done is to come up with a strategy to identify any fault in a resistive ladder network with minimal measurements, thereby reducing the testing time, efforts and cost [1] . Ideally the whole ladder circuit should act as a single segment and one or two measurements should detect the fault (location and type of fault). But since that is not possible we split up the big ladder network into segments which are as big as possible and at the same time giving good fault coverage. The ladder network was split into segments of different sizes. For each size scenario we analyzed the fault coverage. A detailed analysis for 2-step (4 resistors), 3-step (6 resistors) and 4-step (8 resistors) ladder networks were carried out and the results were found to be in favor of the 3-step ladder.

[1]  R. J. Mack,et al.  Multiple fault location in linear circuits via multiple excitations , 1990, IEEE International Symposium on Circuits and Systems.

[2]  Florence Azaïs,et al.  The multi-configuration: A DFT technique for analog circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Feng Li,et al.  Fault detection for linear analog IC-the method of short-circuit admittance parameters , 2002 .

[4]  K. Shenai,et al.  Novel design for testability of a mixed-signal VLSIC , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[5]  Helmut E. Graeb,et al.  Analog test design with I/sub DD/ measurements for the detection of parametric and catastrophic faults , 1998, Proceedings Design, Automation and Test in Europe.