A high performance MQ decoder architecture in JPEG2000
暂无分享,去创建一个
[1] Wei Xiang,et al. Two-Symbol FPGA Architecture for Fast Arithmetic Encoding in JPEG 2000 , 2012, J. Signal Process. Syst..
[2] Michael W. Marcellin,et al. JPEG2000 - image compression fundamentals, standards and practice , 2013, The Kluwer international series in engineering and computer science.
[3] Michael W. Marcellin,et al. JPEG2000 - image compression fundamentals, standards and practice , 2002, The Kluwer International Series in Engineering and Computer Science.
[4] Swapna Banerjee,et al. VLSI design of memory-efficient, high-speed baseline MQ coder for JPEG 2000 , 2012, Integr..
[5] Eric J. Balster,et al. FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder , 2011, Journal of Real-Time Image Processing.
[6] Touradj Ebrahimi,et al. JPEG 2000 performance evaluation and assessment , 2002, Signal Process. Image Commun..
[7] Ping-Sing Tsai,et al. JPEG2000 Standard for Image Compression: Concepts, Algorithms and VLSI Architectures , 2004 .
[8] David S. Taubman,et al. High performance scalable image compression with EBCOT , 1999, Proceedings 1999 International Conference on Image Processing (Cat. 99CH36348).
[9] Yu Zhou,et al. A high performance MQ encoder architecture in JPEG2000 , 2010, Integr..
[10] Swapna Banerjee,et al. VLSI implementation of MQ decoder in JPEG2000 , 2011, IEEE Technology Students' Symposium.