Reduced reverse narrow channel effect in thin SOI nMOSFETs

The effects of narrow channel width on the threshold voltage of deep submicron silicon-on-insulator (SOI) nMOSFETs with LOCOS isolation have been investigated. The reverse narrow channel effect (RNCE) in SOI devices is found to be dependent on the thickness of the active silicon film. A thinner silicon film is found to depict less threshold voltage fall-off. These results can be explained by a reduced oxide/silicon interface area in the transistor width direction, thus the boron segregation due to silicon interstitials with high recombination rate is reduced.

[1]  Kunihiko Yamaguchi,et al.  High-current small-parasitic-capacitance MOSFET on a poly-Si interlayered (PSI:/spl Psi/) SOI wafer , 1998 .

[2]  A. Ono,et al.  TED control technology for suppression of reverse narrow channel effect in 0.1 /spl mu/m MOS devices , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[3]  J. Kuo,et al.  Sidewall-related narrow channel effect in mesa-isolated fully-depleted ultra-thin SOI NMOS devices , 1995, IEEE Electron Device Letters.

[5]  Kunihiko Yamaguchi,et al.  High-current, small parasitic capacitance MOS FET on a poly-Si interlayered (PSI: /spl Psi/) SOI wafer , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[6]  M. R. Pinto,et al.  Explanation of reverse short channel effect by defect gradients , 1993, Proceedings of IEEE International Electron Devices Meeting.

[7]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[8]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[9]  Shih-Wei Sun,et al.  A closed-form back-gate-bias related inverse narrow-channel effect model for deep-submicron VLSI CMOS devices using shallow trench isolation , 2000 .

[10]  P. Ko,et al.  The behavior of narrow-width SOI MOSFETs with MESA isolation , 2000 .

[11]  T. Yabu,et al.  The inverse-narrow-width effect of LOCOS isolated n-MOSFET in a high-concentration p-well , 1992, IEEE Electron Device Letters.

[12]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[13]  E. Tsoi,et al.  Reduction of the reverse short channel effect in thick SOI MOSFET's , 1997, IEEE Electron Device Letters.

[14]  Oishi Toshiyuki,et al.  Isolation edge effect depending on gate length of MOSFETs with various isolation structures , 2000 .