3-D-Stacked 16-Mpixel Global Shutter CMOS Image Sensor Using Reliable In-Pixel Four Million Microbump Interconnections With 7.6- $\mu \text{m}$ Pitch

We have developed a 3-D-stacked 16-Mpixel, 3.8-μm pitch, and global shutter (GS) CMOS image sensor with a 2-Mpixel 10 000-frames/s high-speed image-capturing mode, with four million reliable microbump interconnections. This sensor consists of a photodiode (PD) substrate and an in-pixel storage node substrate. The four PDs in the unit pixel circuit on the top substrate share one microbump interconnection in 7.6-μm pitch. Each signal of the PDs is transferred to the corresponding storage node on the bottom substrate via the interconnection to achieve a GS function. The ratio of the parasitic light sensitivity of an in-pixel storage node and the light sensitivity of a PD is -180 dB, which is the best record for a CMOS image sensor with 3.8-μm pixels. The image sensor was fabricated with a wafer-on-wafer bonding process technology. We confirmed that the bonding process did not harm the pixel or the MOS transistor characteristics and required no extra area, which means no restrictions on the layout design of microbumps or circuits. No reliability problems were observed in either a heat cycle test or a high temperature and high humidity test.

[1]  Joeri De Vos,et al.  Backside illuminated hybrid FPA achieving low cross-talk combined with high QE , 2011 .

[2]  Hiroshi Takahashi,et al.  A 1/4-inch 8Mpixel back-illuminated stacked CMOS image sensor , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Guy Meynants,et al.  Backside illuminated global shutter CMOS image sensors , 2011 .

[4]  Yoshiaki Takemoto,et al.  A rolling-shutter distortion-free 3D stacked image sensor with −160dB parasitic light sensitivity in-pixel storage node , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  C. Van Hoof,et al.  High performance Hybrid and Monolithic Backside Thinned CMOS Imagers realized using a new integration process , 2006, 2006 International Electron Devices Meeting.

[6]  Sergey Velichko,et al.  Low Noise High Efficiency 3.75 µm and 2.8 µm Global Shutter CMOS Pixel Arrays , 2013 .

[7]  Li Yu,et al.  Methodology for analysis of TSV stress induced transistor variation and circuit performance , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[8]  Takashi Machida,et al.  An 83dB-dynamic-range single-exposure global-shutter CMOS image sensor with in-pixel dual storage , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  Shoji Kawahito,et al.  A 2.7e- temporal noise 99.7% shutter efficiency 92dB dynamic range CMOS image sensor with dual global shutter pixels , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).