A novel mechanical diced trench structure for warpage reduction in wafer level packaging process

Abstract The wafer warpage problem, mainly originated from coefficient of thermal expansion mismatch between the materials, becomes serious in wafer level packaging as large diameter wafer is adopted currently. The warpage poses threats to wafer handling, process qualities, and can also lead to serious reliability problems. In this paper, a novel mechanical diced trench structure was proposed to reduce the final wafer warpage. Deep patterned trenches with a depth about 100 μm were fabricated in the Si substrate by mechanical dicing method. Both experiment and simulation approaches were used to investigate the effect of the trenches on the wafer warpage and the influence of the geometry of the trenches was also studied. The results indicate that, by forming deep trenches, the stress on the individual die is decoupled and the total wafer warpage could be reduced. The final wafer warpage is closely related to the trench depth and die width. Trenched sample with a depth of 100 μm can decrease the wafer warpage by 51.4%.

[1]  Yu-Lin Shen,et al.  Constitutive response of passivated copper films to thermal cycling , 2003 .

[2]  L. Luo,et al.  Experimental identification of warpage origination during the wafer level packaging process , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[3]  S. Irving,et al.  Wafer deposition/metallization and back grind, process-induced warpage simulation , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[4]  Q. Han,et al.  Design and optimization of thermo-mechanical reliability in wafer level packaging , 2010, Microelectron. Reliab..

[5]  Thad Druffel,et al.  Mechanical comparison of a polymer nanocomposite to a ceramic thin-film anti-reflective filter , 2006, Nanotechnology.

[7]  P. Marjamaki,et al.  Deformation characteristics and microstructural evolution of SnAgCu solder joints , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[8]  D. Shin,et al.  Analysis of Asymmetric Warpage of Thin Wafers on Flat Plate Considering Bifurcation and Gravitational Force , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Yong Liu,et al.  Reliability analysis of next generation wafer level chip scale , 2013, 2013 14th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE).