Soft error injection methodology based on QEMU software platform

Fault tolerance techniques implemented at software level have been widely studied as an approach to improve reliability in processor-based systems. This paper presents a fault injection software-based methodology to emulate soft errors in processors running operational systems. The proposed method aims to accelerate the analysis of complex systems under soft errors in order to assist the development of fault tolerance mechanisms. In order to validate the proposed methodology, a simulator was implemented based on QEMU software. QEMU emulates a large number of well-known microprocessor architectures with a full system composed by memory and I/O devices. A case-study for an operational system - the Real Time Operating System (RTEMS) - running in X86 architecture was designed in the QEMU platform and faults were injected. Results show the susceptibility of the registers to faults and can guide designers in the fault tolerance techniques implemented at software level.

[1]  Mario Dal Cin,et al.  Evaluating fault-tolerant system designs using FAUmachine , 2007, EFTS '07.

[2]  Fabrice Bellard,et al.  QEMU, a Fast and Portable Dynamic Translator , 2005, USENIX ATC, FREENIX Track.

[3]  S. Rezgui,et al.  Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied , 2003, J. Electron. Test..

[4]  Luis Entrena.  Fast fault injection techniques using FPGAs , 2013, 2013 14th Latin American Test Workshop - LATW.

[5]  Marco Ottavi,et al.  Bit flip injection in processor-based architectures: a case study , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[6]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[7]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .

[8]  Raoul Velazco,et al.  Injecting bit flip faults by means of a purely software approach: a case studied , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[9]  José G. Delgado-Frias,et al.  Hardened by Design Techniques for Implementing Multiple-Bit Upset Tolerant Static Memories , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Hai Jin,et al.  An Optimization Approach for QEMU , 2009, 2009 First International Conference on Information Science and Engineering.

[11]  Fernanda Lima Kastensmidt,et al.  Evaluating the efficiency of data-flow software-based techniques to detect SEEs in microprocessors , 2011, 2011 12th Latin American Test Workshop (LATW).

[12]  R. Baumann.  Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[13]  Jun Xu,et al.  The Research of Memory Fault Simulation and Fault Injection Method for BIT Software Test , 2012, 2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control.

[14]  Yi Li,et al.  A Fault Injection System Based on QEMU Simulator and Designed for BIT Software Testing , 2013 .

[15]  Jae-Young Pyun,et al.  Secure Multipath Routing Scheme for Mobile Ad Hoc Network , 2007 .