论文信息 - FPGA based bandwidth adjustable all digital direct frequency synthesizer

FPGA based bandwidth adjustable all digital direct frequency synthesizer

A design is presented for a bandwidth adjustable all digital DDFS. The DDFS architecture is based on a lookup table implemented through a compressed ROM. A single-bit DAC that uses pulse width modulation (PWM) technique has been employed in the last stage for producing analog output signal. A programmable lowpass RC filter has been designed that is controlled by the bandwidth control word. Complete system has been implemented on a xilinx Spartan FPGA. The Digital Clock Manager of FPGA device has been employed to generate multiples of the system clock to compensate bandwidth reduction effect of the single-bit DAC as well as to manage the power budget. ROM compression has been achieved by separately generating the two most significant amplitude bits by a combinational circuit. This arrangement provides an additional 20% compression of ROM. An SFDR of about 66 dBc has been achieved for pre DAC stage.

Shahid Masud | Muhammad Asim Butt

[1] H. Samueli,et al. An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[2] S. Mehrgardt. Noise spectra of digital sine-generators using the table-lookup method , 1983 .

[3] Calvin Plett,et al. Integrated Circuit Design for High-Speed Frequency Synthesis , 2006 .

[4] Venceslav F. Kroupa. A Digital Frequency Synthesizer , 1999 .

[5] Dhamin Al-Khalili,et al. Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis , 2004 .

[6] A. Grama,et al. Direct Digital Frequency Synthesis implemented on a FPGA chip , 2006, 2006 29th International Spring Seminar on Electronics Technology.

[7] K. McNab,et al. A Short Survey of Frequency Synthesizer Techniques , 1986, 40th Annual Symposium on Frequency Control.

[8] J. Vankka. Methods of mapping from phase to sine amplitude in direct digital synthesis , 1997, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[9] Amir M. Sodagar,et al. A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation , 2001 .