Customizable Datapath Integrated Lock Unit

Multicore Application-Specific Instruction-Set Processors (MCASIP) offer an interesting alternative for implementing parallel applications in MPSoCs. Flexible MCASIP architecture templates allow matching the instruction and task level parallelism provided by the processor to the requirements of the application at hand.

[1]  Jarmo Takala,et al.  TCEMC: A co-design flow for application-specific multicores , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[2]  Chenjie Yu,et al.  Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Constantine D. Polychronopoulos,et al.  Fast barrier synchronization hardware , 1990, Proceedings SUPERCOMPUTING '90.

[4]  A. Agarwal,et al.  Adaptive backoff synchronization techniques , 1989, ISCA '89.

[5]  Saurabh Dighe,et al.  The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.

[6]  Michael L. Scott,et al.  Algorithms for scalable synchronization on shared-memory multiprocessors , 1991, TOCS.

[7]  Gianluca Palermo,et al.  Efficient Synchronization for Embedded On-Chip Multiprocessors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Dimitrios S. Nikolopoulos,et al.  The Architectural and Operating System Implications on the Performance of Synchronization on ccNUMA Multiprocessors , 2001, International Journal of Parallel Programming.

[9]  Thomas E. Anderson,et al.  The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors , 1990, IEEE Trans. Parallel Distributed Syst..