A Low-Jitter Fast-Locking Multi-phase Clock for High Resolution CCD Processor

ABSTRACT A multi-phase clock circuit for a 14 bit 80 MHz charge-coupled device (CCD) signal processor is designed based on the Delay-Locked Loop (DLL) structure. To accelerate the DLL locking time, a new fast locking controller circuit is proposed in this paper. Besides, a low jitter delay cell circuit is used to reduce the influence of the jitter generated by multiple phase clock generating circuit on the performance of correlated double sampling (CDS) and A/D conversion in the high resolution CCD signal processor. A clock signal with adjustable phase for the CCD signal processor can be obtained by changing the value of the edge selected register. The proposed clock circuit implemented and simulated with SMIC 0.18 μm 3.3 V 1P6M mixed CMOS process and the area of layout is 1000 × 350 μm. Under the condition of TT/3.3V/27 °C, the simulation results with the input clock frequency of 80 MHz show that the DLL locking time is 1.3 μs. Besides, the peak-to-peak jitter is 1.09 ps and the RMS jitter is 182 fs.

[1]  A. Wilde.  Extended tracking range delay-locked loop , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[2]  Kuo-Hsing Cheng,et al.  A fast-lock DLL with power-on reset circuit , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  Shiban K. Koul,et al.  A compact uniplanar EBG structure and its application in band-notched UWB filter , 2013, International Journal of Microwave and Wireless Technologies.

[4]  R. J. Kansy,et al.  Response of a correlated double sampling circuit to 1/f noise , 1980 .

[5]  Hossein Miar-Naimi,et al.  All digital fast lock DLL-based frequency multiplier , 2014 .

[6]  Cheng Yu-bao.  Signal Acquisition Circuit for Linear Array CCD Based on Correlated Double Sampling , 2010 .

[7]  Jianrong Lu,et al.  CCD Signal Processing Based on Correlated Double Sampling , 2011, 2011 5th International Conference on Bioinformatics and Biomedical Engineering.

[8]  S. A. Enche Ab Rahim,et al.  A CMOS single stage fully differential folded cascode amplifier employing gain boosting technique , 2011, 2011 International Symposium on Integrated Circuits.

[9]  R. Chandrakanth,et al.  A Novel Image Fusion System for Multisensor and Multiband Remote Sensing Data , 2014 .

[10]  Wang Min,et al.  Application of linear CCD image processing on self-collimation measurement of angle , 2012, Proceedings of 2012 2nd International Conference on Computer Science and Network Technology.

[11]  Kevin Barraclough,et al.  I and i , 2001, BMJ : British Medical Journal.

[12]  Abdollah Khoei,et al.  A low jitter 110MHz 16-phase delay locked loop based on a simple and sensitive phase detector , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[13]  E. Jafer,et al.  Improved charge pump for reduced clock feed through and charge sharing suppression , 2004, Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004..

[14]  H. Wey,et al.  An improved correlated double sampling circuit for low noise charge coupled devices , 1990 .

[15]  Jianrong Lu,et al.  The application of TDI-CCD in dental panoramic X-ray radiography , 2012 .

[16]  Honghui Deng,et al.  Design of low-jitter clock duty cycle stabilizer in high-performance pipelined ADC , 2012, Anti-counterfeiting, Security, and Identification.

[17]  Yusuf Leblebici,et al.  Quantitative comparison of commercial CCD and custom-designed CMOS camera for biological applications , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[18]  S. Maheshwari,et al.  Harmonic free Delay Locked Loop having low jitter with wide-range operations , 2012, IEEE-International Conference On Advances In Engineering, Science And Management (ICAESM -2012).