A combined space-time multiplex architecture for a stacked smart sensor chip
暂无分享，去创建一个
We present a fine-grain parallel processor architecture which considers particularly the requirements defined by future 3-dimensional (3D) stacked optoelectronic devices. The architecture concept is well-suited for novel detector arrays which are exploited in data communication applications based on high-speed VCSEL photonic interconnects as well as for optical sensing applications in smart CMOS camera chips. We assume the presence of a two-dimensional optoelectronic interface mounted on top of the stacked device. Such a vertical communication scheme is perfect for the realization of very compact and fast working devices in embedded systems, e.g. in gripper arms of robots.
[1] Dietmar Fey,et al. Marching Pixels: A new Organic Computing Prinicple for Smart CMOS Camera Chips , 2005, ARCS Workshops.
[2] Ulrich Ramacher,et al. 3D chip stack technology using through-chip interconnects , 2005, IEEE Design & Test of Computers.
[3] Rolf Dieter Schraft,et al. MAN-MACHINE-INTERACTION AND CO-OPERATION FOR MOBILE AND ASSISTING ROBOTS , 2004 .
[4] Horst Zimmermann,et al. Parallel optical interconnects with mixed-signal OEIC and fibre arrays for high-speed communication , 2004, SPIE Photonics Europe.