CMOS comparator for medical imaging

This paper reports on the implementation of a CMOS comparator for medical imaging applications. Design philosophy along with the conceptual imaging architecture, system requirement, associated considerations, and circuit details is discussed. Experimental results from the fabricated chip are given as proof of concept.

[1]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[2]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[3]  Kyoung-Rok Cho,et al.  3-D System-on-System (SoS) Biomedical-Imaging Architecture for Health-Care Applications , 2010, IEEE Transactions on Biomedical Circuits and Systems.