ICAIS: Improved Contention Aware Input Selection Technique to increase routing efficiency for Network-On-Chip

Network-on-Chip(NoC) has been proposed as a solution to provide better modularity, scalability, reliability and higher bandwidth compared to bus-based communication infrastructures. The performance of Network-on-Chip largely depends on the underlying routing techniques. A routing technique has two constituencies: output selection and input selection. this paper focuses on the improvement of input selection. Two traditional input selections have been used in NoC, First-Come-First-Served (FCFS) input selection and Round-Robin input selection. also, recently a contention-aware input selection (CAIS) technique has been presented for NOC, But there is some problem and defection in this technique. In this paper we improve the problems and defections of contention-aware input selection (CAIS) technique to develop a simple yet effective input selection technique named ICAIS. The simulation results with different traffic patterns show that ICAIS can achieves better performance than the FCFS and CAIS input selections, when combined with either deterministic or adaptive output selection.

[1]  Mahmut T. Kandemir,et al.  Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.

[2]  Bashir M. Al-Hashimi,et al.  Improving routing efficiency for network-on-chip through contention-aware input selection , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Ahmad Khademzadeh,et al.  Crinkle: A heuristic mapping algorithm for network on chip , 2009, IEICE Electron. Express.

[4]  Arash Dana,et al.  A fuzzy-based power-aware routing algorithm for network on chip , 2010, 2010 The 12th International Conference on Advanced Communication Technology (ICACT).

[5]  Lionel M. Ni,et al.  The turn model for adaptive routing , 1992, ISCA '92.

[6]  Ahmad Khademzadeh,et al.  BIOS: A New Efficient Routing Algorithm for Network on Chip , 2009 .

[7]  Dr. Hans Hellendoorn,et al.  An Introduction to Fuzzy Control , 1996, Springer Berlin Heidelberg.

[8]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[9]  G. De Micheli,et al.  Guest Editors' Introduction: The Network-on-Chip Paradigm in Practice and Research , 2005, IEEE Des. Test Comput..

[10]  Mahmood Fathy,et al.  A Predominant Routing for on-chip networks , 2009, 2009 4th International Design and Test Workshop (IDT).

[11]  Radu Marculescu,et al.  Towards on-chip fault-tolerant communication , 2003, ASP-DAC '03.

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[14]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[15]  Ming Li,et al.  DyXY - a proximity congestion-aware deadlock-free dynamic routing method for network on chip , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Ahmad Khademzadeh,et al.  DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip , 2008, IEICE Electron. Express.