Synergistic Approximation of Computation and Memory Subsystems for Error-Resilient Applications

Approximate computing is a new design paradigm that exploits the <italic>intrinsic error resilience</italic> exhibited by emerging applications to significantly improve their energy efficiency and performance. Prior work in this domain has proposed approximation techniques targeting either the computational subsystem or the memory subsystem. For the first time, this letter proposes a methodology to perform synergistic approximations across the computation and memory subsystems together that results in a significant improvement in energy consumption compared to the case when the subsystems are approximated independently. We implemented our proposed methodology using an Altera Stratix IV GX FPGA based Terasic TR4-230 development board containing a 1GB DDR3 DRAM module, which executes three error-resilient benchmarks. Experimental results demonstrate energy improvements in the range of <inline-formula> <tex-math notation="LaTeX">$2.05\boldsymbol {\times }$ </tex-math></inline-formula><monospace>-<inline-formula> <tex-math notation="LaTeX">$4.45\boldsymbol {\times }$ </tex-math></inline-formula></monospace> for minimal loss in application quality (<monospace><1%</monospace>). Compared to individual approximations, our technique achieves an additional <inline-formula> <tex-math notation="LaTeX">$1.6\boldsymbol {\times }$ </tex-math></inline-formula><monospace>-<inline-formula> <tex-math notation="LaTeX">$2.35\boldsymbol {\times }$ </tex-math></inline-formula></monospace> energy savings for the same quality specifications.

[1]  Onur Mutlu,et al.  An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms , 2013, ISCA.

[2]  Song Liu,et al.  Flikker: saving DRAM refresh-power through critical data partitioning , 2011, ASPLOS XVI.

[3]  Anand Raghunathan,et al.  Quality configurable reduce-and-rank for energy efficient approximate computing , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Arnab Raha,et al.  Quality-aware data allocation in approximate DRAM* , 2015, 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES).

[5]  Onur Mutlu,et al.  AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems , 2015, 2015 45th Annual IEEE/IFIP International Conference on Dependable Systems and Networks.

[6]  Arnab Raha,et al.  Quality Configurable Approximate DRAM , 2017, IEEE Transactions on Computers.

[7]  Norbert Wehn,et al.  Efficient reliability management in SoCs - an approximate DRAM perspective , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[8]  Norbert Wehn,et al.  Invited: Approximate computing with partially unreliable dynamic random access memory — Approximate DRAM , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).