A hold-up time compensation circuit for PWM front-end dc/dc converters

A hold-up time compensation circuit is proposed to get high efficiency of the front-end dc-dc converter. The proposed circuit can make the front-end dc-dc converter built with 0.5 duty ratio so that the conduction loss of the primary side and voltage stress across rectifier in the secondary side are reduced and the higher efficiency can be obtained. Furthermore, the requirement of an output filter significantly can diminish due to the perfect filtered waveform. A 12V/100A prototype has been made and experimental results are given to verify the theoretic analysis and detailed features.

[1]  Peng Xu,et al.  Topologies and design considerations for distributed power system applications , 2001, Proc. IEEE.

[2]  Peng Xu,et al.  Range winding for wide input range front end DC/DC converter , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[3]  Y. Jang,et al.  Hold-up time extension Circuit with integrated magnetics , 2005, IEEE Transactions on Power Electronics.

[4]  Feng Tian,et al.  High Efficiency Parallel Post Regulator for Wide Range Input DC–DC Converter , 2008, IEEE Transactions on Power Electronics.