论文信息 - Design and evaluation of a digit‐parallel multiple‐valued content‐addressable memory - 字舞流文

Design and evaluation of a digit‐parallel multiple‐valued content‐addressable memory

Michitaka Kameyama | Takahiro Hanyu | Kaname Teranishi

[1] T. Hanyu,et al. Design of a one-transistor-cell multiple-valued CAM , 1996, IEEE Journal of Solid-State Circuits.

[2] Toshifumi Kobayashi,et al. A 288-kb fully parallel content addressable memory using a stacked-capacitor cell structure , 1992 .

[3] Sargur N. Srihari,et al. A special-purpose content addressable memory chip for real-time image processing , 1992 .