Test programming environment in a modular, open architecture test system

This work addresses two key concepts in device test program development: test class programming and pattern management. These are explored in the context of an open architecture test system, where the primary requirement is the flexibility to integrate externally developed capabilities into the system. Development against an open architecture test system includes the integration of software-based solutions (such as user-developed test classes) and third party hardware modules, including the software necessary to support the modules. This work focuses on the open architecture facets of test programming and pattern management, as embodied in the OPENSTAR/spl trade/ specification. The software for Advantest Corporation's T2000 system is used as a concrete example for highlighting these concepts.

[1]  Dennis R. Conti.  Mission impossible? Open architecture ATE , 2002, Proceedings. International Test Conference.

[2]  Sergio M. Perez.  The consequences of an open ATE architecture , 2002, Proceedings. International Test Conference.

[3]  R. Rajsuman,et al.  Open architecture test system: system architecture and design , 2004 .

[4]  Ulrich Schoettmer,et al.  Challenging the "high performance-high cost" paradigm in test , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  A. T. Sivaram,et al.  Xml and java for open ate programming environment , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Maurizio Gavardoni.  Data flow within an open architecture tester , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Andrew C. Evans.  Applications of semiconductor test economics, and multisite testing to lower cost of test , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  William R. Simpson.  Cutting the cost of test; the value-added way , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[9]  Burnell G. West.  Open ATE architecture: key challenges , 2002, Proceedings. International Test Conference.

[10]  Ed Chang,et al.  A scalable architecture for VLSI test , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Douglas J. Mirizzi,et al.  Implementation of parallelsite test on an 8-bit configurable microcontroller , 1993, Proceedings of IEEE International Test Conference - (ITC).