Design of RISC Based MIPS Architecture with VLSI Approach

This paper describes the design and analysis of the functional units of RISC based MIPS architecture. The functional units includes the Instruction fetch unit, instruction decode unit, execution unit, data memory and control unit. The functions of these modules are implemented by pipeline without any interlocks and are simulated successfully on Modelsim 6.3f and Xilinx 9.2i. It also attempts to achieve high performance with the use of a simplified instruction set.

[1]  Kui Yi,et al.  32-bit RISC CPU Based on MIPS Instruction Fetch Module Design , 2009, 2009 International Joint Conference on Artificial Intelligence.

[2]  M. S. Sulaiman,et al.  A single clock cycle MIPS RISC processor design using VHDL , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[3]  Trio Adiono,et al.  A pipelined double-issue MIPS based processor architecture , 2009, 2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS).

[4]  Asghar Bashteen,et al.  A superpipeline approach to the MIPS architecture , 1991, COMPCON Spring '91 Digest of Papers.

[5]  M. Zulkifli,et al.  Reduced stall MIPS architecture using pre-fetching accelerator , 2009, 2009 International Conference on Electrical Engineering and Informatics.