Multi-standard sub-pixel interpolation architecture for video Motion Estimation

A new domain-specific reconfigurable sub-pixel interpolation architecture for multi-standard video motion estimation (ME) is presented. The mixed use of parallel and serial-input FIR filters achieves high throughput rate and efficient silicon utilisation. Flexibility has been achieved by using a multiplexed reconfigurable data-path controlled by a selection signal. Silicon design studies show that this can be implemented using 34.8 K gates with area and performance that compares very favourably with existing fixed solutions based solely on the H.264 standard.

[1]  Bernd Girod,et al.  Motion-compensating prediction with fractional-pel accuracy , 1993, IEEE Trans. Commun..

[2]  Shlomo Waser,et al.  High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing , 1978, Computer.

[3]  Yang Song,et al.  A VLSI architecture for motion compensation interpolation in H.264/AVC , 2005, 2005 6th International Conference on ASIC.

[4]  Liang Lu,et al.  Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[5]  Liang-Gee Chen,et al.  Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Oliver Werner,et al.  Drift analysis and drift reduction for multiresolution hybrid video coding , 1996, Signal Process. Image Commun..

[7]  Satoshi Goto,et al.  High performance VLSI architecture of fractional motion estimation in H.264 for HDTV , 2006, 2006 IEEE International Symposium on Circuits and Systems.